|
Item
|
Specification
|
|
CPU:
|
-
General-register machine
-
Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or
eight 32-bit registers)
-
High-speed operation suitable for realtime control
-
Maximum clock rate: 20 MHz
-
High-speed arithmetic operations
-
8/16/32-bit register-register add/subtract : 50 ns
-
16 × 16-bit register-register multiply : 1000 ns
-
32 ÷ 16-bit register-register divide : 1000 ns
-
Instruction set suitable for high-speed operation
-
Sixty-five basic instructions
-
8/16/32-bit move/arithmetic and logic instructions
-
Unsigned/signed multiply and divide instructions
-
Powerful bit-manipulation instructions
-
Two CPU operating modes
-
Normal mode : 64-kbyte address space
-
Advanced mode : 16-Mbyte address space
|
|
Interrupt Controller:
|
-
Nine external interrupt pins (NMI, IRQ0 to IRQ7)
-
47 internal interrupt sources
-
Eight priority levels settable
|
|
Bus controller:
|
-
Address space divided into 8 areas, with bus specifications settable
independently for each area
-
Chip select output possible for each area
-
Choice of 8-bit or 16-bit access space for each area
-
2-state or 3-state access space can be designated for each area
-
Number of program wait states can be set for each area
-
Burst ROM directly connectable
-
External bus release function
|
|
Data transfer controller(DTC):
|
-
Can be activated by internal interrupt or software
-
Multiple transfers or multiple types of transfer possible for one activation
source
-
Transfer possible in repeat mode, block transfer mode, etc.
-
Request can be sent to CPU for interrupt that activated DTC
|
|
I/O Ports:
|
-
87 I/O pins, 8 input-only pins
|
|
16bit Timer Puls Unit (TPU):
|
-
6-channel 16-bit timer on-chip
-
Pulse I/O processing capability for up to 16 pins'
-
Automatic 2-phase encoder count capability
|
|
8-bit timer,2 channels:
|
-
8-bit up-counter (external event count capability)
-
Two time constant registers
-
Two-channel connection possible
|
|
Watchdog Timer:
|
-
Watchdog timer or interval timer selectable
|
|
Serial communication interface (SCI),3 channels:
|
-
Asynchronous mode or synchronous mode selectable
-
Multiprocessor communication function
-
Smart card interface function
|
|
Smart Card Interface:
|
-
The SCI supports an IC card (smart card) interface conforming to ISO/IEC
7816-3 (identification card) as a serial communication interface extension
function.
-
Switching between the normal serial communication interface and the smart card
interface is carried out by means of a register setting.
|
|
A/D Converter:
|
-
Resolution: 10 bits
-
Input: 8 channels
-
High-speed conversion: 6.7 µs minimum conversion time (at 20 MHz operation)
-
Single or scan mode selectable
-
Sample and hold circuit
-
A/D conversion can be activated by external trigger or timer trigger
|
|
D/A converter:
|
-
Resolution: 8 bits
-
Output: 2 channels
|
|
Memory:
|
-
PROM or mask ROM
-
High-speed static RAM
|
Product Name
|
ROM
|
RAM
|
|
H8S/2355
|
128 kbytes
|
4 kbytes
|
|
H8S/2353
|
64 kbytes
|
2 kbytes
|
|
H8S/2393
|
32 kbytes
|
4 kbytes
|
|
|
Clock Pulse Generator:
|
-
Built-in duty correction circuit
|
|
Power-down state:
|
-
Medium-speed mode
-
Sleep mode
-
Module stop mode
-
Software standby mode
-
Hardware standby mode
|
|
Operating modes:
|
-
Seven MCU operating modes
|
Mode
|
CPU Operating Mode
|
Description
|
On-Chip ROM
|
External Data Bus
|
|
Initial Value
|
Maximum Value
|
|
1
|
Normal
|
On-chip ROM disabled expansion mode
|
Disabled
|
8 bits
|
16 bits
|
|
2
|
On-chip ROM enabled expansion mode
|
Enabled
|
8 bits
|
16 bits
|
|
3
|
Single-chip mode
|
Enabled
|
-
|
|
4
|
Advanced
|
On-chip ROM disabled expansion mode
|
Disabled
|
16 bits
|
16 bits
|
|
5
|
On-chip ROM disabled expansion mode
|
Disabled
|
8 bits
|
16 bits
|
|
6
|
On-chip ROM enabled expansion mode
|
Enabled
|
8 bits
|
16 bits
|
|
7
|
Single-chip mode
|
Enabled
|
-
|
|
|
Package:
|
-
120pin TQFP(TFP-120)
-
128pin QFP(FP-128)
|